



Problem/Failure Report THM_PFR_088

SubAssembly: DAP/BEB	PFR-088 Title: IDPU Mechanical Board Fouling Issue	
Organization: UCB Date: 3/AUG/05 Phone: 510 642 7732 Email: mludlam@ssl.berkeley.edu Failure Occurred During (Check one v) Failure Occurred During (Check one v) Failure Occurred During (Check one v) Failure Occurred: X Ambient Qualification test S/C Integration Launch operations Other (Flight Assay) Environment when failure occurred: X Ambient Vacuum Thermal-Vacuum EMI/EMC Problem Description		
Originator: Michael Ludlam X X X X X X X X X	Component : Board Shields	Units Affected: Units fixed:
Drganization: UCB		
Phone: 510 642 7732		
Failure Occurred During (Check one √) x Functional test □ Qualification test □ S/C Integration □ Launch operations □ Other (Flight Assy) Environment when failure occurred: x Ambient □ Vibration □ Shock □ Acoustic □ Thermal □ Vacuum □ Thermal-Vacuum □ EMI/EMC Problem Description (In this section it is important to document the specific symptoms which exhibited the problem. In the event we see it happen again, we would like to know as much as possible.) During the F1 Pre-Workmanship Vibration LPT the SST tripped off during power on. Because the PCB trip switches are disabled to cope with the extended SST inrush current during this power on the PCB was also affected. Housekeeping TM was corrupted, however on sending a IDPUSAFE command the PCB reset correctly. Analyses Performed to Determine Cause (How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following	8	Email: mludlam@ssl.berkeley.edu
x Functional test		
x Ambient Vibration Shock Acoustic Thermal Acoustic Thermal Acoustic Thermal Acoustic Thermal Acoustic **Problem Description** (In this section it is important to document the specific symptoms which exhibited the problem. In the event we see it happen again, we would like to know as much as possible.) During the F1 Pre-Workmanship Vibration LPT the SST tripped off during power on. Because the PCB trip switches are disabled to cope with the extended SST inrush current during this power on the PCB was also affected. Housekeeping TM was corrupted, however on sending a IDPUSAFE command the PCB reset correctly. **Analyses Performed to Determine Cause** (How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. **Corrective Action/ Resolution** (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers design (attached). No other fixes need to be implemented; insula		
Thermal Description (In this section it is important to document the specific symptoms which exhibited the problem. In the event we see it happen again, we would like to know as much as possible.) During the F1 Pre-Workmanship Vibration LPT the SST tripped off during power on. Because the PCB trip switches are disabled to cope with the extended SST inrush current during this power on the PCB was also affected. Housekeeping TM was corrupted, however on sending a IDPUSAFE command the PCB reset correctly. **Analyses Performed to Determine Cause** (How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. **Corrective Action/ Resolution** (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides exce	Environment when failure occurred:	
Problem Description (In this section it is important to document the specific symptoms which exhibited the problem. In the event we see it happen again, we would like to know as much as possible.) During the F1 Pre-Workmanship Vibration LPT the SST tripped off during power on. Because the PCB trip switches are disabled to cope with the extended SST inrush current during this power on the PCB was also affected. Housekeeping TM was corrupted, however on sending a IDPUSAFE command the PCB reset correctly. Analyses Performed to Determine Cause (How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers designed and f		
(In this section it is important to document the specific symptoms which exhibited the problem. In the event we see it happen again, we would like to know as much as possible.) During the F1 Pre-Workmanship Vibration LPT the SST tripped off during power on. Because the PCB trip switches are disabled to cope with the extended SST inrush current during this power on the PCB was also affected. Housekeeping TM was corrupted, however on sending a IDPUSAFE command the PCB reset correctly. **Analyses Performed to Determine Cause** (How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. **Corrective Action/Resolution** (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers designed and fabricated (UCB Dwg# THM	□ Thermal □ Vacuum	□ Thermal-Vacuum □ EMI/EMC
we see it happen again, we would like to know as much as possible.) During the F1 Pre-Workmanship Vibration LPT the SST tripped off during power on. Because the PCB trip switches are disabled to cope with the extended SST inrush current during this power on the PCB was also affected. Housekeeping TM was corrupted, however on sending a IDPUSAFE command the PCB reset correctly. Analyses Performed to Determine Cause (How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson	Problem Description	
During the F1 Pre-Workmanship Vibration LPT the SST tripped off during power on. Because the PCB trip switches are disabled to cope with the extended SST inrush current during this power on the PCB was also affected. Housekeeping TM was corrupted, however on sending a IDPUSAFE command the PCB reset correctly. Analyses Performed to Determine Cause (How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson		
switches are disabled to cope with the extended SST inrush current during this power on the PCB was also affected. Housekeeping TM was corrupted, however on sending a IDPUSAFE command the PCB reset correctly. Analyses Performed to Determine Cause (How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor		
Analyses Performed to Determine Cause Analyses Performed to Determine Cause (How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson		
Analyses Performed to Determine Cause (How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson		
Analyses Performed to Determine Cause (How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor PM: Peter Harvey; Cognizant Engineer		on sending a IDFOSAFE command the FCB leset
(How do we know how the failure happened? Was it a bad part, bad handling, what?) The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor; Cognizant Engineer; Cognizant Engineer;	•	
The problem was traced to the shorting of capacitors on the underneath of the DAP board to the board shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor		
shield below it (BEB). The IDPU box was disassembled and the BEB shield was examined. It was seen to have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson		
have a number of scratches where components on the DAP board were touching up against the shield. It was verified with the DAP team that no damage could be done to the DAP board in this instance and the PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson		
PCB engineer confirmed that the current draw through the PCB for this time was within limits for the FETs used. The LVPS has over current protection and survives this kind of incident. Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson		
Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson		
Corrective Action/ Resolution (How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor		
(How do we fix the unit? And how do we make sure it doesn't happen again?) After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson		
After analysis it was decided to redesign the IDPU board shields and make them from pcb board material with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson		
with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson	(How do we fix the unit? And how do we make sure it doesn't happen again?)	
with a layer of copper sandwiched in the middle. This will prevent an touching of components to a metal shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson	A Comment of the second of the	
shield from changes during any environmental testing and later during flight. This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor		
This PFR can be closed when the IDPU box assembly instructions have been updated to include shield modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor; Cognizant Engineer; Cognizant Engineer		
modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor PM: Peter Harvey; Cognizant Engineer;	sincle from changes during any chynomicinal testing	and fater during fright.
modification and other lessons learnt from the box build. (Following added 09 November 2005, B. Donakowski): New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor PM: Peter Harvey; Cognizant Engineer;	This PFR can be closed when the IDPU box assembly	instructions have been updated to include shield
New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor	modification and other lessons learnt from the box build.	
New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor		
new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor		
provides excellent insulation against components grounding. All work completed, problem eliminated and verified by test. Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor	New G10 Covers designed and fabricated (UCB Dwg# THM-IDP-MEC-115). All dwgs updated to reflect	
Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor PM: Peter Harvey; Cognizant Engineer	new G10 covers design (attached). No other fixes need to be implemented; insulated G10 layer on covers	
Acceptance: MAM: Ron Jackson; MSE: Ellen Taylor PM: Peter Harvey; Cognizant Engineer		
MAM: Ron Jackson; MSE: Ellen Taylor	verified by test.	
MAM: Ron Jackson; MSE: Ellen Taylor	Acceptance:	
PM: Peter Harvey; Cognizant Engineer		ISE: Ellen Taylor
	Date of Closure	





Assy and Detail Dwgs of G10 PCB Covers Design and Installation













Problem/Failure Report THM PFR 088

